Top Posts

• [Top] Feb 12, 2023

  Understanding Redis Source Code

• [Top] Nov 20, 2022

  Cheat Sheet for Building and Deploying SPEC

• [Top] Mar 9, 2022

  QEMU Cheat Sheet for Full-System Simulation

• [Top] Jan 22, 2020

  Understanding Discrete Event Contention Simulation in zSim

• [Top] Jan 9, 2020

  Understanding Cache Coherence Concurrency Control Protocol in zSim

• [Top] Jan 1, 2020

  Understanding Processor Microarchitecture Simulation in zSim

• [Top] Dec 25, 2019

  Understanding Cache System Simulation in zSim

• [Top] Mar 16, 2018

  Adding Dynamic Github Contribution Calendar To Your Static Page

---




Posts

• [Paper Review] Dec 5, 2020 , Paper published in ICCD 2005

  Restrictive Compression Techniques to Increase Level 1 Cache Capacity

  Keyword: Compression; L1 Compression
• [Paper Review] Dec 3, 2020 , Paper published in ASP-DAC 2011

  A Frequent-Value Based PRAM Memory Architecture

  Keyword: Compression; NVM; Frequent Value Compression
• [Paper Review] Dec 2, 2020 , Paper published in ACM Transactions 2014

  Designing Hybrid DRAM/PCM Main Memory Systems Utilizing Dual-Phase Compression

  Keyword: Compression; NVM; DRAM Cache
• [Paper Review] Dec 1, 2020 , Paper published in ACM Transactions 2010

  On-Line Memory Compression for Embedded Systems

  Keyword: Compression; DRAM Compression; CREAMES; Embedded compression
• [Paper Review] Sep 27, 2020 , Paper published in VLDB 2020

  LB+-Trees: Optimizing Persistent Index Performance on 3DXPoint Memory

  Keyword: NVM; B+Tree; LB-Tree

Subscribe via RSS

Switch to Small

Switch to All