Top Posts

• [Top] Feb 12, 2023

  Understanding Redis Source Code

• [Top] Nov 20, 2022

  Cheat Sheet for Building and Deploying SPEC

• [Top] Mar 9, 2022

  QEMU Cheat Sheet for Full-System Simulation

• [Top] Jan 22, 2020

  Understanding Discrete Event Contention Simulation in zSim

• [Top] Jan 9, 2020

  Understanding Cache Coherence Concurrency Control Protocol in zSim

• [Top] Jan 1, 2020

  Understanding Processor Microarchitecture Simulation in zSim

• [Top] Dec 25, 2019

  Understanding Cache System Simulation in zSim

• [Top] Mar 16, 2018

  Adding Dynamic Github Contribution Calendar To Your Static Page

---




Posts

• [Paper Review] Dec 27, 2018 , Paper published in ASPLOS 2018

  LATR: Lazy Translation Coherence

  Keyword: TLB Shootdown
• [Paper Review] Dec 25, 2018 , Paper published in ASPLOS 2018

  Devirtualizing Memory in Heteogeneous System

  Keyword: TLB; Virtual Memory; Accelerator; GPU
• [Paper Review] Dec 25, 2018 , Paper published in HPCA 2010

  UNified Instruction/Translation/Data (UNITD) Coherence: One Protocol to Rule Them All

  Keyword: TLB; Coherence; TLB Shootdown
• [Paper Review] Dec 21, 2018 , Paper published in PPoPP 2007

  Transactional Collection Classes

  Keyword: Concurrency Control; MVCC; OCC; Interval-Based CC
• [Paper Review] Dec 20, 2018 , Paper published in ICDE 2012

  Multi-Version Concurrency via Timestamp Range Conflict Management

  Keyword: Concurrency Control; MVCC; OCC; Interval-Based CC

Subscribe via RSS

Switch to Small

Switch to All